

Docket No. 216780US-2 DIV

IN RE APPLICATION OF: SATOSHI SHIMIZU ET AL

SERIAL NO: 10/028,766

FILED: DECEMBER 28, 2001

FOR: MIS TRANSISTOR AND METHOD OF FABRICATING THE SAME



ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D.C. 20231

SIR:

Transmitted herewith is an amendment in the above-identified application.

- ☒ No additional fee is required
- ☐ Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.
- ☒ Additional documents filed herewith: Marked-Up Copy of Amendment

The Fee has been calculated as shown below:

CLAIMS	CLAIMS REMAINING		HIGHEST NUMBER PREVIOUSLY PAID	NO. EXTRA CLAIMS	RATE	CALCULATIONS
TOTAL	4	MINUS	20	0	× \$18 =	\$0.00
INDEPENDENT	2	MINUS	3	0	× \$84 =	\$0.00
		<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS			+ \$280 =	\$0.00
		TOTAL OF ABOVE CALCULATIONS				\$0.00
		<input type="checkbox"/> Reduction by 50% for filing by Small Entity				\$0.00
		<input type="checkbox"/> Recordation of Assignment			+ \$40 =	\$0.00
		TOTAL				\$0.00

- ☐ A check in the amount of \_\_\_\_\_ is attached.
- ☒ Please charge any additional Fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.
- ☒ If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.

*Surinder Sachar*

Gregory J. Maier

Registration No. 25,599

Surinder Sachar

Registration No. 34,423



**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 10/00)

RECEIVED  
OCT 28 2002  
TECHNOLOGY CENTER 2800

216780US-2 DIV



IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF:

SATOSHI SHIMIZU ET AL.

SERIAL NO: 10/028,766

FILED: DECEMBER 28, 2001

FOR: MIS TRANSISTOR AND METHOD OF  
FABRICATING THE SAME

: GROUP ART UNIT: 2811

: EXAMINER: NGUYEN, C.

AMENDMENT

ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D.C. 20231

SIR:

In response to the Office Action of July 25, 2002, please amend the above-identified application as follows:

IN THE CLAIMS

Please amend Claims 10 and 12 to read as follows:<sup>1</sup>

10. (Amended) A MIS transistor including:  
a gate electrode being formed to be opposed to a silicon substrate through a gate  
insulating film;  
side walls being formed on said silicon substrate on both sides of said gate electrode,  
said side walls being higher than said gate electrode; and

<sup>1</sup>A marked-up copy of the amendments is attached hereto.

#5/C  
10/29/02

Smith

Ex  
Sub  
DI

RECEIVED  
OCT 28 2002  
TECHNOLOGY CENTER 2800